Verilog for Digital Design 2007 (JW) 978-0-470-05262-4 |9780470052624|滿千免運、門市文化幣放大

Verilog for Digital Design 2007 (JW) 978-0-470-05262-4

Verilog for Digital Design 2007 (JW) 978-0-470-05262-4

書名:	Verilog for Digital Design 2007 (JW) 978-0-470-05262-4
作者:	F.VAHID
ISBN:	9780470052624
出版社:	John Wiley
書籍開數、尺寸:	規格：19.1x22.9x1.3
內文印刷顏色:	單色

定價:	~~850~~元
售價:	850元
庫存:	已售完
LINE US!

此書為本公司代理，目前已售完，有需要可以向line客服詢問進口動向

Verilog for Digital Design 2007 (JW) 978-0-470-05262-4

定價: ~~850~~ 售價: 850 現省: 0

付款方式:	超商取貨付款
	信用卡
	線上轉帳
物流方式:	超商取貨
	宅配
	門市自取

為您推薦

(特價書 599) System Verilog for Verification a Guide to Learning the Testbench Language Features 2/E 2008 (SV) 978-0-387-76529-7 (2版)

(特價書 599) System Verilog for Verification a Guide to Learning the Testbench Language Features 2/E 2008 (SV) 978-0-387-76529-7 (2版)

原價: ~~1800~~ 售價: 720 現省: 1080元

System Verilog for Design a Guide to Using System Verilog for Hardware Design & Modeling 2/E 2006 <SV> 0-387-33399-1 (2版)

System Verilog for Design a Guide to Using System Verilog for Hardware Design & Modeling 2/E 2006 <SV> 0-387-33399-1 (2版)

原價: ~~1800~~ 售價: 1800 現省: 0元

( 特價書399 ) System Verilog for Verification a Guide to Learning the Testbench Language Features 2006 <SV> 0-387-27036-1

( 特價書399 ) System Verilog for Verification a Guide to Learning the Testbench Language Features 2006 <SV> 0-387-27036-1

原價: ~~1800~~ 售價: 1800 現省: 0元

(舊版)System Verilog for Design a Guide to Using SystemVerilog for Hardware Design and Modeling 2004 (KAP) 1-4020-7530-8

(舊版)System Verilog for Design a Guide to Using SystemVerilog for Hardware Design and Modeling 2004 (KAP) 1-4020-7530-8

原價: ~~1700~~ 售價: 1700 現省: 0元

VERILOG CODING FOR LOGIC SYNTHSIS 2003 <JW> 0-471-42976-7

VERILOG CODING FOR LOGIC SYNTHSIS 2003 <JW> 0-471-42976-7

原價: ~~3638~~ 售價: 3638 現省: 0元