書名: Learning the Art of Helping:Building Blocks and Techniques (DVD enclosed) (4版)
作者: YOUNG
版次: 4
ISBN: 9780137054084
出版社: Pearson
出版日期: 2010/11
定價: 860
售價: 817
庫存: 已售完
LINE US! 詢問這本書 團購優惠、書籍資訊 等
此書籍已售完,調書籍需2-5工作日。建議與有庫存書籍分開下單

付款方式: 超商取貨付款 line pay
信用卡 全支付
線上轉帳 Apple pay
物流方式: 超商取貨
宅配
門市自取

為您推薦

LEARNING THE ART OF HELPING (4版)

LEARNING THE ART OF HELPING (4版)

類似書籍推薦給您

原價: 790 售價: 751 現省: 39元
立即查看
電子書 Product Training for the Technical Expert: The Art of Developing and Delivering Hands-On Learning Bixby 9781119260349  2018

電子書 Product Training for the Technical Expert: The Art of Developing and Delivering Hands-On Learning Bixby 9781119260349 2018

類似書籍推薦給您

原價: 1221 售價: 1221 現省: 0元
立即查看
Statistics: The Art & Science of Learning from Data (4版)

Statistics: The Art & Science of Learning from Data (4版)

類似書籍推薦給您

【原文書】 書名:Statistics: The Art & Science of Learning from Data 4/e 作者:Agresti 出版社:Pearson 出版日期:2017/00/00 ISBN:9781292164779

原價: 1680 售價: 1562 現省: 118元
立即查看
LEARNING THE LANGUAGE OF ADDICTION COUNSELING, FIFTH EDITION 2020 <JW>

LEARNING THE LANGUAGE OF ADDICTION COUNSELING, FIFTH EDITION 2020 <JW>

類似書籍推薦給您

原價: 2178 售價: 2110 現省: 68元
立即查看
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features (3版)

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features (3版)

類似書籍推薦給您

【簡介】 Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill. In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students’ understanding of the material. Other features of this revision include: New sections on static variables, print specifiers, and DPI from the 2009 IEEE language standard Descriptions of UVM features such as factories, the test registry, and the configuration database Expanded code samples and explanations Numerous samples that have been tested on the major SystemVerilog simulators SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers. 【目錄】

原價: 2450 售價: 2450 現省: 0元
立即查看