FPGA PROTOTYPING BY SYSTEMVERILOG EXAMPLES: XILINX MICROBLAZE MCS SOC EDITION (1版)

類似書籍推薦給您

Fpga Prototyping By Systemverilog Examples: Xilinx Microblaze Mcs Soc Edition ISBN13：9781119282662 出版社：John Wiley & Sons Inc 作者：Chu 裝訂／頁數：精裝／656頁 規格：25.7cm*18.3cm*3.6cm (高/寬/厚) 版次：2 出版日：2018/05/04

Verilog2001及SystemVerilog入門指引3/e (3版)

類似書籍推薦給您

Verilog2001及SystemVerilog入門指引（第三版） ISBN13：9789865033705 出版社：全華圖書 作者：具再熙 裝訂／頁數：平裝／528頁 規格：23cm*17cm (高/寬) 版次：3 出版日：2020/04/27 中國圖書分類：電腦製造 內容簡介 　　電路設計小型化和系統化是未來的趨勢，傳統電路層級的設計已不能滿足複雜化和小型化的要求，新一代的SystemVerilog一經提出，便已受到廣大的關注，在短短的幾年內，便得到所有EDA大場的全力支持，而且也得到IEEE認可為新的標準，做為IC設計的第二大國，我們不能忽視這個潮流。藉由本書大量的範例，可增加演練的機會，相信一定能提升電路設計的能力。本書適用於大學、科大電子、電機、資工系「硬體描述語言」並且使用Verilog之課程使用。 目錄 第1章 overview 發展歷史 1-1 EDA工具的支持進度 1-3 SystemVerilog的特性 1-3 SystemC 1-11 第2章 Verilog 2001 回顧Verilog 2001 2-1 Register changed to “variable” 2-4 ＄ferror 2-68 ＄fflush 2-69 ＄fgetc 2-70 ＄fgets 2-72 ＄fread 2-74 ＄fscanf 2-76 ＄fseek 2-77 第3章 Data Type 資料型態 3-1 auto variable vs static variable 3-1 Constant 3-6 Scope and lifetime 3-8 Nets and regs 3-12 State 3-16 2-State data type 3-17 logic data type 3-18 Void data type 3-19 String data type 3-20 String operators 3-22 String method 3-25 Event data type 3-29 User defined data type 3-30 Enumerate data type 3-31 Enumerated type ranges 3-34 Enumerated types in numerical expressions 3-35 Enumeration method 3-37 Pack vs Unpacked 3-39 Structures 3-40 Packed Unpacked structures 3-45 Packed Union 3-46 Casting 3-50 Dynamic casting 3-55 Array 3-57 Indexing and slicing of Array 3-59 Array function 3-61 Dynamic-array 3-63 Associative-array 3-64 Queue 3-67 Queue function 3-70 第4章 Operator Operator and expression 4-1 Assignment operator 4-2 Wildcard equality and inequality operators 4-7 Uniary operator 4-12 binary operator 4-13 Static prefixes 4-16 Concatenation 4-18 Struct 4-20 Set membership 4-22 第5章 Procedural & Control Procedural & Control 5-1 Selection statements 5-2 Loop statements 5-3 disable block 5-9 name blocks 5-11 return 5-12 foreach 5-14 final 5-15 event control 5-16 fork join fork join_none fork_join_any 5-21 wait fork disable fork 5-25 Synthesis convenient 5-25 第6章 Tasks and functions Tasks and functions 6-1 忽略begin end 6-4 SystemVerilog function 6-5 Pass by value 6-8 Pass by reference 6-9 Pass by name 6-12 Self-defined data type task or functions 6-13 第7章 Interface Interface 7-1 Name bundle vs generic bundle 7-8 Interface reference 7-11 Ports in reference 7-11 Modports 7-14 Parameters 7-20 第8章 Class OOP(Object Oriented Programming) 8-1 class 8-2 constructors 8-4 object method 8-4 assignment 8-11 static class properties 8-13 This 8-16 inheritance 8-17 overridden members 8-19 super 8-20 Data hiding local 8-21 Data hiding protected 8-21 virtual class 8-23 第9章 Random Constraints Random Constraints 9-1 randomize() with 9-4 distribution 9-6 function in constraints 9-7 rand in class 9-8 Inheritance 9-12 Implication(->) 9-17 Random weighted case(randcase) 9-22 ＄urandom and ＄urandom_range 9-25 rand_mode 9-27 constraint_mode 9-27 第10章 Coverage 驗證Coverage 10-1 覆蓋率Coverage 10-2 Covergroup 10-4 Coverpoints 10-5 Coverage bins 10-8 Cross coverage 10-15 Covergroup guard 10-16 Specify coverage options 10-18 covergroup parameters 10-19 ignore bins 10-21 illegal bins 10-22 第11章 Assertions Assertion verification 11-1 Sequence declarations 11-3 Up

Digital Design: With an Introduction to The Verilog HDL, VHDL and System Verilog (6版)

類似書籍推薦給您

原文書資訊 書名:Digital Design: With an Introduction to The Verilog HDL, VHDL and System Verilog 6/E IE 2018 <Pearson> 作者: Mano ISBN: 9781292231167 出版社: Pearson 出版年: 2018年 中文書資訊 書名: 數位邏輯設計 Digital Design: With an Introduction to The Verilog HDL, VHDL and System Verilog 作者: Mano/ 江昭暟 ISBN: 9789867696274 出版社: 鼎隆 出版年: 2019年